


Low Power Low Offset Voltage Dual Comparators


KM393

■ Features

- Wide Single-Supply Range: 2.0 V to 36 V
- Split-Supply Range: ± 1.0 V to ± 18 V
- Very Low Current Drain Independent of Supply Voltage: 0.4 mA
- Low Input Bias Current: 25 nA
- Low Input Offset Current: 5.0 nA
- Low Input Offset Voltage: 5.0 mV (max)
- Input Common Mode Range to Ground Level
- Differential Input Voltage Range Equal to Power Supply Voltage



■ Representative Schematic Diagram



■ Absolute Maximum Ratings Ta = 25°C

| Parameter | Symbol | Rating | Unit |
|--------------------------------------------------------------------|---------------------------|-----------------|-------------|
| Power Supply Voltage | Vcc | +36 or ± 18 | V |
| Input Differential Voltage Range | VIDR | 36 | V |
| Input Common Mode Voltage Range | VICR | -0.3 to +36 | V |
| Output Short Circuit-to-Ground | Isc | Continuous | mA |
| Output Sink Current* | Isink | 20 | |
| Power Dissipation @ TA = 25°C Derate above 25°C | PD 1/R _{θ JA} | 570 5.7 | mW mW/°C |
| Operating Ambient Temperature Range | TA | 0 to 70 | °C |
| Maximum Operating Junction Temperature | TJ(max) | 150 | °C |
| Storage Temperature Range | Tstg | -65 to +150 | °C |
| ESD Protection at any Pin - Human Body Model - Machine Model | Vesd | 2000 200 | V |

* The maximum output current may be as high as 20 mA, independent of the magnitude of Vcc, output short circuits to Vcc can cause excessive heating and eventual destruction.

KM393

■ Electrical Characteristics ($V_{cc} = 5.0 \text{ V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, unless otherwise noted.)

| Parameter | Symbol | Testconditons | Min | Typ | Max | Unit |
|------------------------------------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------|----------------------------------|---------------|
| Input Offset Voltage*1 | V_{IO} | $T_A = 25^\circ\text{C}$ $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | ± 1.0 | ± 5.0 9.0 | mV |
| Input Offset Current | I_{IO} | $T_A = 25^\circ\text{C}$ $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | ± 5.0 | ± 50 ± 150 | nA |
| Input Bias Current *2 | I_{IB} | $T_A = 25^\circ\text{C}$ $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | 25 | 250 400 | nA |
| Input Common Mode Voltage Range *2 | V_{ICR} | $T_A = 25^\circ\text{C}$ $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | 0 | 0 | $V_{cc} - 1.5$ $V_{cc} - 2.0$ | V |
| Voltage Gain | A_{VOL} | $R_L \geq 15 \text{ k}\Omega$, $V_{cc} = 15 \text{ V}$, $T_A = 25^\circ\text{C}$ | 50 | 200 | | V/mV |
| Large Signal Response Time | | $V_{in} = \text{TTL Logic Swing}$, $V_{ref} = 1.4 \text{ V}$, $V_{RL} = 5.0 \text{ V}$, $R_L = 5.1 \text{ k}\Omega$, $T_A = 25^\circ\text{C}$ | | 300 | | ns |
| Response Time *4 | t_{TLH} | $V_{RL} = 5.0 \text{ V}$, $R_L = 5.1 \text{ k}\Omega$, $T_A = 25^\circ\text{C}$ | | 1.3 | | μs |
| Input Differential Voltage *5 | V_{ID} | All $V_{in} \geq \text{GND}$ or V-Supply (if used) | | | V_{cc} | V |
| Output Sink Current | I_{sink} | $V_{in} \geq 1.0 \text{ V}$, $V_{in+} = 0 \text{ V}$, $V_o \leq 1.5 \text{ V}$ $T_A = 25^\circ\text{C}$ | 6.0 | 16 | | mA |
| Output Saturation Voltage | V_{OL} | $V_{in} \geq 1.0 \text{ V}$, $V_{in+} = 0$, $I_{sink} \leq 4.0 \text{ mA}$, $T_A = 25^\circ\text{C}$ $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | 150 | 400 | mV |
| Output Leakage Current | I_{OL} | $V_{in-} = 0 \text{ V}$, $V_{in+} \geq 1.0 \text{ V}$, $V_o = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$ $V_{in-} = 0 \text{ V}$, $V_{in+} \geq 1.0 \text{ V}$, $V_o = 30 \text{ V}$, $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | | 700 | |
| Supply Current | I_{CC} | $R_L = \infty$ Both Comparators, $T_A = 25^\circ\text{C}$ | | 0.4 | 1.0 | mA |
| | | $R_L = \infty$ Both Comparators, $V_{cc} = 30 \text{ V}$ | | | 2.5 | |

*1. At output switch point, $V_o=1.4 \text{ V}$, $R_s = 0 \Omega$ with V_{cc} from 5.0 V to 30 V , and over the full input common mode range (0 V to $V_{cc} = -1.5 \text{ V}$).

*2. Due to the PNP transistor inputs, bias current will flow out of the inputs. This current is essentially constant, independent of the output state, therefore, no loading changes will exist on the input lines.

*3. Input common mode of either input should not be permitted to go more than 0.3 V negative of ground or minus supply.
The upper limit of common mode range is $V_{cc} - 1.5 \text{ V}$.

*4. Response time is specified with a 100 mV step and 5.0 mV of overdrive. With larger magnitudes of overdrive faster response times are obtainable.

*5. The comparator will exhibit proper output state if one of the inputs becomes greater than V_{cc} , the other input must remain within the common mode range. The low input state must not be less than -0.3 V of ground or minus supply.

■ Marking

| | |
|---------|-----|
| Marking | 393 |
|---------|-----|