



## Silicon Controlled Rectifiers

### BT169-600

#### ■ Features

- Blocking voltage to 600 V
- Average on-state current to 0.5 A
- General purpose switching



#### ■ Absolute Maximum Ratings Ta = 25°C

Parameter	Symbol	Rating	Unit
Repetitive peak off-state voltages	V <sub>DRM,V<sub>RRM</sub></sub>	600	V
Average on-state current	I <sub>T(AV)</sub>	0.5	A
RMS on-state current	I <sub>T(RMS)</sub>	0.8	A
Non-repetitive peak on-state current	I <sub>TSM</sub>	8	A

#### ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Repetitive peak off-state voltages	V <sub>DRM</sub>		600			V
Average on-state current	I <sub>T(AV)</sub>	Half sine wave; T <sub>lead</sub> ≤ 83 °C		0.5		A
RMS on-state current	I <sub>T(RMS)</sub>	All conduction angles		0.8		A
Non-repetitive peak on-state current	I <sub>TSM</sub>	full sine wave; T <sub>j</sub> = 25°C prior to surge	t = 10 ms t = 8.3 ms	8 9		A
I <sup>2</sup> t for fusing	I <sup>2</sup> t	t = 10 ms			0.32	A <sup>2</sup> S
Repetitive rate of rise of on-state current after triggering	dI <sub>T</sub> /dt	I <sub>TM</sub> = 2 A; I <sub>G</sub> = 10m A; dI <sub>G</sub> /dt = 100m A/μs			50	A/μs
Peak gate current	I <sub>GM</sub>			1		A
Peak gate voltage	V <sub>GM</sub>			5		V
Peak gate power	P <sub>GM</sub>			2		W
Average gate power	P <sub>G(AV)</sub>	over any 20 ms period		0.1		W
Thermal resistance junction to ambient	R <sub>θJA</sub>	PCB mounted, lead length=4mm	150			K/W
Storage temperature	T <sub>stg</sub>		-40		150	°C
Operating junction temperature	T <sub>j</sub>				125	°C

**BT169-600**■ Electrical Characteristics  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Gate trigger current	$I_{GT}$	$V_D = 12 \text{ V}; I_T = 10 \text{ mA}, \text{gate open circuit}$		50	200	$\mu \text{A}$
Latching current	$I_L$	$V_D = 12 \text{ V}; I_{GT} = 0.5 \text{ mA} R_{GK}=1\text{K}\Omega$		2	6	$\text{mA}$
Holding current	$I_H$	$V_D = 12 \text{ V}; I_{GT} = 0.5 \text{ mA} R_{GK}=1\text{K}\Omega$		2	5	
On-state voltage	$V_T$	$I_T = 1 \text{ A}$		1.2	1.35	$\text{V}$
Gate trigger voltage	$V_{GT}$	$V_D = 12 \text{ V}; I_T = 10 \text{ mA}, \text{gate open circuit}$		0.5	0.8	$\text{V}$
		$V_D = V_{DRM(\text{max})}; I_T = 10 \text{ mA}; T_j = 125^\circ\text{C}$	0.2	0.3		$\text{V}$
Off-state leakage current	$I_D, I_R$	$V_D = V_{DRM(\text{max})}; V_R=V_{RRM(\text{max})}$ $T_j = 125^\circ\text{C} R_{GK}=1\text{K}\Omega$		0.05	0.1	$\text{mA}$
Critical rate of rise of off-state voltage	$dV_D/dt$	$V_{DM} = 67\% V_{DRM(\text{max})};$ $T_j = 125^\circ\text{C}; \text{exponential}$ $R_{GK}=1\text{K}\Omega$		25		$\text{V}/\mu\text{s}$
Gate controlled turn-on time	$t_{gt}$	$I_{TM}=2\text{A}; V_D=V_{DRM(\text{max})};$ $I_G=10\text{mA}$ $dI_G/dt = 0.1 \text{ A}/\mu\text{s}$		2		$\mu\text{s}$
Circuit commutated turn-off time	$t_q$	$I_{TM} = 1.6 \text{ A}; V_D = 67\% V_{DRM(\text{max})};$ $T_j=125^\circ\text{C}; V_R=35\text{V}; R_{GK}=1\text{k}\Omega$ $dI_{TM}/dt = 30 \text{ A}/\mu\text{s}; V_D/dt = 2\text{V}/\mu\text{s}$		100		$\mu\text{s}$

## BT169-600

## ■ Typical Characteristics




Fig.1. Maximum on-state dissipation,  $P_{tot}$ , versus average on-state current,  $I_{T(AV)}$ , where  $a$  = form factor =  $I_{T(RMS)}/I_{T(AV)}$ .




Fig.4. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus number of cycles, for sinusoidal currents,  $f = 50$  Hz.




Fig.2. Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus pulse width  $t_p$ , for sinusoidal currents,  $t_p \leq 10\text{ms}$ .




Fig.5. Maximum permissible repetitive rms on-state current  $I_{T(RMS)}$ , versus surge duration, for sinusoidal currents,  $f = 50$  Hz;  $T_{sp} \leq 112^\circ\text{C}$ .




Fig.3. Maximum permissible rms current  $I_{T(RMS)}$ , versus solder point temperature  $T_{sp}$ .




Fig.6. Normalised gate trigger voltage  $V_{GT}(T_j)/V_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .

## BT169-600




Fig. 7. Normalised gate trigger current  $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$ , versus junction temperature  $T_j$ .




Fig. 8. Normalised latching current  $I_L(T_j)/I_L(25^\circ\text{C})$ , versus junction temperature  $T_j$ ,  $R_{GK} = 1 \text{ k}\Omega$ .




Fig. 9. Normalised holding current  $I_H(T_j)/I_H(25^\circ\text{C})$ , versus junction temperature  $T_j$ ,  $R_{GK} = 1 \text{ k}\Omega$ .




Fig. 10. Typical and maximum on-state characteristic.




Fig. 11. Transient thermal impedance  $Z_{th,j-sp}$ , versus pulse width  $t_p$ .




Fig. 12. Typical, critical rate of rise of off-state voltage,  $dV_D/dt$  versus junction temperature  $T_j$ .